

AD-A182 827

EFFICIENT PARALLEL CIRCUITS AND ALGORITHMS FOR DIVISION

1/1

(U) ILLINOIS UNIV AT URBANA APPLIED COMPUTATION THEORY

GROUP N SHANKAR ET AL JUN 87 ACT-78 N00014-84-C-0149


F/G 9/1

NL

UNCLASSIFIED



END  
8-87  
DTIC



MICROCOPY RESOLUTION TEST CHART  
NATIONAL BUREAU OF STANDARDS-1963-A

DTIC FILE COPY

June 1987

UILU-ENG-87-2235  
ACT-78

COORDINATED SCIENCE LABORATORY  
*College of Engineering*

*(Handwritten mark)*

AD-A182 827

# EFFICIENT PARALLEL CIRCUITS AND ALGORITHMS FOR DIVISION

Narayan Shankar  
Vijaya Ramachandran

DTIC  
ELECTE  
JUL 30 1987  
S A D  
*(Handwritten marks)*

UNIVERSITY OF ILLINOIS AT URBANA-CHAMPAIGN

Approved for Public Release. Distribution Unlimited.

87 7 24 0-00

## REPORT DOCUMENTATION PAGE

## 1a. REPORT SECURITY CLASSIFICATION

Unclassified

## 1b. RESTRICTIVE MARKINGS

None

## 2a. SECURITY CLASSIFICATION AUTHORITY

N/A

## 3. DISTRIBUTION/AVAILABILITY OF REPORT

Approved for public release;  
distribution unlimited

## 2b. DECLASSIFICATION/DOWNGRADING SCHEDULE

N/A

## 4. PERFORMING ORGANIZATION REPORT NUMBER(S)

ACT-78 UILU-ENG-87-2235

## 5. MONITORING ORGANIZATION REPORT NUMBER(S)

N/A

## 6a. NAME OF PERFORMING ORGANIZATION

Coordinated Science Lab.  
University of Illinois

## 6b. OFFICE SYMBOL

(If applicable)

N/A

## 7a. NAME OF MONITORING ORGANIZATION

National Science Foundation, Semiconductor  
Research Corporation, Joint Service Electronic  
Program

## 6c. ADDRESS (City, State and ZIP Code)

1101 W. Springfield Avenue  
Urbana, IL 61801

## 7b. ADDRESS (City, State and ZIP Code)

1800, G. Street, NW, Washington, DC 20550  
P.O. Box 12053, Res. Triangle Park, NC 27709  
800 N. Quincy St., Arlington, VA 22217

## 8a. NAME OF FUNDING/SPONSORING

ORGANIZATION NSF, SRC, JSEP

## 8b. OFFICE SYMBOL

(If applicable)

N/A

## 9. PROCUREMENT INSTRUMENT IDENTIFICATION NUMBER

ECS 840-4866, SRC 86-12-109, N00014-84-C-0149  
(JSEP)

## 8c. ADDRESS (City, State and ZIP Code)

see 7b.

## 10. SOURCE OF FUNDING NOS.

PROGRAM  
ELEMENT NO.PROJECT  
NO.TASK  
NO.WORK UNIT  
NO.11. TITLE (Include Security Classification) Efficient Parallel  
Circuits and Algorithms for Division

N/A

N/A

N/A

N/A

## 12. PERSONAL AUTHOR(S)

Shankar, Narayan and Ramachandran, Vijaya

## 13a. TYPE OF REPORT

Technical

## 13b. TIME COVERED

FROM \_\_\_\_\_ TO \_\_\_\_\_

## 14. DATE OF REPORT (Yr., Mo., Day)

June 1987

## 15. PAGE COUNT

11

## 16. SUPPLEMENTARY NOTATION

N/A

## 17. COSATI CODES

FIELD

GROUP

SUB. GR.

## 18. SUBJECT TERMS (Continue on reverse if necessary and identify by block number)

division, boolean circuits, PRAM algorithm, efficient computation

## 19. ABSTRACT (Continue on reverse if necessary and identify by block number)

We improve the size bound for parallel circuits and algorithms for the division problem.

## 20. DISTRIBUTION/AVAILABILITY OF ABSTRACT

UNCLASSIFIED/UNLIMITED ☒ SAME AS RPT. ☐ DTIC USERS ☐

## 21. ABSTRACT SECURITY CLASSIFICATION

Unclassified

## 22a. NAME OF RESPONSIBLE INDIVIDUAL

22b. TELEPHONE NUMBER  
(Include Area Code)

## 22c. OFFICE SYMBOL

None

# Efficient Parallel Circuits and Algorithms for Division

*Narayan Shankar*  
*Vijaya Ramachandran*

Coordinated Science Laboratory  
University of Illinois  
Urbana, IL 61801

## ABSTRACT

We improve the size bound for parallel circuits and algorithms for the division problem.

Keywords: division, boolean circuits, PRAM algorithm, efficient computation



|                    |                                     |
|--------------------|-------------------------------------|
| Accession No.      |                                     |
| Author             | <input checked="" type="checkbox"/> |
| Title              | <input type="checkbox"/>            |
| Abstracted         | <input type="checkbox"/>            |
| Classification     |                                     |
| By                 |                                     |
| Project No.        |                                     |
| Contracting Office |                                     |
| Contract Number    |                                     |
| Contract Date      |                                     |
| A-1                |                                     |

This work was supported by the National Science Foundation under Grant ECS 8404866, the Semiconductor Research Corporation under Grant SRC 86-12-109, and the Joint Services Electronics Program under N00014-84-C-0149.

## 1. Introduction

In this paper we consider the problem of finding the  $n$ -bit result of dividing one  $n$ -bit number by another. We present circuits with asymptotically small size and depth for this problem and we derive from them, efficient PRAM algorithms for division in the bit model. Our primary result, which is a size-efficient implementation of the circuits in Reif [Re86], is a logspace uniform family of circuits for division of depth  $D(n) = O(\log n \cdot \log \log n)$  and size  $S(n) = O((1/\delta^4) \cdot n^{1+\delta})$ , for any  $\delta > 0$ . This translates into a uniform parallel algorithm on a shared memory machine (PRAM) with bit operations and exclusive memory writes with parallel time  $D(n)$  using  $O(S(n))$  processors. It also translates into a parallel algorithm for a concurrent write PRAM with parallel time  $O(D(n)/\log \log n)$  using  $O(S(n))$  processors. Finally, we apply the results of Beame, Cook and Hoover [BeCoHo86] to obtain a polynomial-time uniform family of circuits for division of depth  $O((1/\delta^2) \cdot \log n)$  and size  $O(S(n))$ .

## 2. Parallel Models of Computation

A (bounded fan-in) boolean circuit is an acyclic labeled digraph. Nodes are labeled as *input*, *constant*, *AND*, *OR*, *NOT*, or *output* nodes. Input and constant nodes have zero fan-in, AND and OR nodes have fan-in of 2, NOT and output nodes have fan-in of 1. Output nodes have fan-out zero.

Let  $B = \{0, 1\}$ . A boolean circuit with  $n$  input and  $m$  output nodes computes a boolean function  $f: B^n \rightarrow B^m$ . The *size* of a boolean circuit is the number of nodes in the circuit excluding input and output nodes. The *depth* of the circuit is the length of the longest path among all paths from input to output nodes. Given a sequence of circuits  $C_1, C_2, \dots$  we denote the size of the  $n$ -th circuit by  $\text{SIZE}(C_n)$  and its depth by  $\text{DEPTH}(C_n)$ . If there exists a function  $S(n)$  such that  $\text{SIZE}(C_n) \leq S(n)$  for each  $n$  then we say that the size of the sequence is  $O(S(n))$ . Similarly we may define the depth  $O(D(n))$  of the sequence. We say a sequence is in  $\text{SIZE-DEPTH}(S(n), D(n))$  if it is simultaneously bounded in size by  $O(S(n))$  and in depth by  $O(D(n))$ . A sequence of boolean functions will be referred to as a problem, and a sequence of circuits such that the  $n$ -th circuit realizes the  $n$ -th boolean function is an algorithm to solve the problem. We will say that an algorithm gives circuits of *small size* for a problem if  $S(n) = O(f(\delta) \cdot n^{1+\delta})$ , for any  $\delta > 0$  and for some function  $f$ . Small size circuits are desirable since they lead to low hardware costs. For parallel computation, we also want  $D(n)$  to be small, since  $D(n)$  gives the parallel computation time.

A sequence of circuits is logspace uniform for a problem if there exists a logspace-bounded turing machine that computes a suitable binary encoding of the  $n$ -th circuit on being input the number  $n$  in unary. For theoretical reasons logspace uniformity is a desirable property in a sequence of circuits (see, e.g., [Ru81]).

A PRAM in the bit model is a parallel RAM with access to a global memory and with each processor capable of a bit operation in unit time. A CREW PRAM is a PRAM allowing concurrent reads but only exclusive writes on the global memory. A CRCW PRAM allows concurrent reads and writes. A PRAM algorithm is *uniform* if the algorithm is parametrized by  $n$  and works in the parallel time bound for all values of  $n$ .

### 3. Previous Work on Circuits for Basic Arithmetic Operations

For the problem of adding two  $n$ -bit numbers Krapchenko [Kr70], and Ladner and Fischer [LaFi80] present algorithms which achieve asymptotically optimal delay of  $\log n$  and a linear size bound which are the best possible in this model (see [Sa76]).

For adding  $n$   $n$ -bit numbers Ofman [Of62] and Wallace [Wa64] have  $O(\log n)$  depth circuits with  $O(n^2)$  gates, which is linear in the size of the input.

The best known circuits for the multiplication of two  $n$ -bit numbers are due to Schonhage and Strassen [ScSt71]. These have  $O(\log n)$  depth and  $O(n \log n \log \log n)$  size.

In the division problem, we need to compute the  $n$ -bit quotient  $u/v$  where  $u$  and  $v$  are  $n$ -bit numbers. Since  $u/v = u \cdot (1/v)$ , and multiplication can be done efficiently by the Schonhage-Strassen algorithm, attention has been concentrated on the computation of the  $n$ -bit reciprocal of an  $n$ -bit number. The first good circuits for the reciprocal problem are due to Cook [Co66]. The method used in [Co 66] to compute the reciprocal is to first normalize  $v$  to a number in the interval  $[1/2, 1)$ , set  $x = 1 - v$ , and compute  $1/(1-x) = 1 + x + x^2 + x^3 + \dots$  where the first  $n$  terms of the series give sufficient precision. The problem is thus reduced to that of efficiently computing  $x^p$  where  $x$  is an  $n$ -bit number. [Co66] presents a  $O(\log^2 n)$  depth polynomial size family of circuits for this problem. Recent attempts to obtain better circuits for division have all concentrated on the powering problem.

A log depth polynomial size circuit for division has been obtained in [BeCoHo86], which solves the powering problem by using a combination of Chinese remaindering and taking logarithms over finite fields. The algorithm does not appear to be logspace uniform, though the circuits are polynomial time computable. Reif [Re86] has logspace uniform  $O(\log n \log \log n)$  depth division circuits of polynomial size, parametrized only by  $n$ , so that the algorithm translates into a uniform CREW PRAM algorithm. The division circuits in both [Re86] and [BeCoHo86] are worse than quadratic in size. Thus while there are known small size circuits for addition and multiplication of  $O(\log n)$  depth, this is not the case for division.

In the next section we present circuits of size  $O((1/\delta^4) \cdot n^{1+\delta})$ , for any  $\delta > 0$ , that achieve the same depths as in [Re86] and [BeCoHo86], thus obtaining small size circuits of small depth for the division problem.

We close this section with a brief discussion of the DFT, presenting the definitions and theorems that we need (for further details and proofs see [AhHoU174])

Let  $R$  be a commutative ring with identity 1. Then the set of all infinite sequences from  $R$  with only finitely many non-zero terms forms a commutative ring with identity 1 under componentwise addition, and multiplication defined by convolution. This ring is called the ring of formal polynomials over  $R$  and is denoted by  $R[t]$ , and the sequence whose  $(k+1)$ -th term is non-zero and whose later terms are all zero is denoted simply by  $(a_0, a_1, \dots, a_k)$  and also often written as  $a_0 + a_1 t + a_2 t^2 + \dots + a_k t^k$ .

Let  $R$  have a primitive  $n$ -th root of 1 (denoted by  $\omega$ ), where  $n$  is a unit in  $R$ , i.e.  $n$  has an inverse in  $R$ . Let the  $n \times n$  matrix  $M = (m_{ij})$  be defined by  $m_{ij} = \omega^{ij}$ ,  $i, j = 0, 1, \dots, n-1$ . The matrix  $M$  is invertible. If  $A$  is an  $n$ -vector, define  $DFT_n(A) = MA$  and  $DFT_n^{-1}(A) = M^{-1}A$ . Note that  $DFT_n^{-1}(DFT_n(A)) = A$ . [CoTu65] introduced an algorithm which translates into a size  $O(n^2 \log n)$ , depth  $O(\log n)$  circuit for computing the DFT of  $n$   $n$ -bit numbers. If we further assume that there exists  $\psi$  in  $R$  such that  $\psi^n = -1$  and  $\psi^2 = \omega$ , then with any  $(n-1)$ -degree polynomial  $A(t) = a_0 + a_1 t + a_2 t^2 + \dots + a_{n-1} t^{n-1}$  we can associate  $A^* = (a_0, a_1 \psi, a_2 \psi^2, \dots, a_{n-1} \psi^{n-1})$ . We now state

*The negatively wrapped convolution theorem:* Let  $A_i(t)$ ,  $i=1, 2, \dots, r$  be  $(n-1)$ -degree polynomials, and  $B(t) = \prod_{i=1}^r A_i(t)$ , this being the ring product in  $R[t]$ . Let  $D(t) = B(t) \bmod t^n + 1$ . Then  $D^* = DFT_n^{-1}(\prod_{i=1}^r DFT_n(A_i^*))$



where the multiplication in the transformed domain is componentwise.

#### 4. The Reciprocal Problem

Let  $x$  be an  $n$ -bit number in  $(1/2, 1)$ . We wish to compute  $v=1/x$  correct to  $n$  places to the right of the point. Let  $u=1-x$ , where  $0 < u \leq 1/2$  and  $u$  has  $n$  bits. Then  $1/x = 1/(1-u) = 1+u+u^2+u^3+\dots$ . We would obtain  $1/x$  to sufficient precision if we compute  $1, u, u^2, u^3, \dots, u^{n-1}$  exactly (each of these numbers can be represented exactly using at most  $n^2$  bits since  $u$  has only  $n$  bits), and add them up and truncate the sum to  $n$  bits to the right of the point. Since in this method the powers are computed to  $n^2$  bits of precision, the resulting circuit has size  $\Omega(n^2)$ . However, the computation of the powers to  $n^2$  bits is unnecessary, as is shown in [McPr86]. Consider the factorization:

$$1+u+u^2+\dots+u^{n-1} = (1+u+u^2+\dots+u^{s-1})(1+u^s+u^{2s}+\dots+u^{(s-1)s})\dots(1+u^{s^{m-1}}+\dots+u^{(s-1)s^{m-1}})$$

where  $s=n^{1/m}$ ,  $m$  being a fixed integer. Denote the  $i$ -th factor  $(1+u^{s^{i-1}}+u^{2s^{i-1}}+\dots+u^{(s-1)s^{i-1}})$ , by  $\phi_i'$ ,  $i=0, 1, \dots, (m-1)$ . We can compute each factor  $\phi_i'$ , and then multiply the  $m$  factors and truncate the result to  $n+2$  bits to get  $1/x$ . Note that  $\phi_i'$  is actually the sum of the powers  $(u^{s^{i-1}})^j$  for  $j=0, 1, 2, \dots, (s-1)$ . It is proved in [McPr86] that if we use an  $n+\log(12m)$  bit approximation to  $u^{s^{i-1}}$  (which we denote by  $\theta_i$ ), compute  $\theta_i'$ ,  $j=0, \dots, s-1$  exactly, i.e. to  $ns$  bits, and add these  $s$  numbers to get an  $ns$ -bit approximation  $\phi_i$  to  $\phi_i'$ , then the product of the  $m$   $\phi_i$  truncated to  $n$  bits gives an  $n$ -bit approximation to  $1/x$ . The  $\theta_i$  are obtained as follows:  $\theta_0$  is initialized to  $u$ , and  $\theta_i$  is obtained by computing  $\theta_{i-1}'$  and truncating to  $n+\log(12m)$  bits. Note that no computation involves more than  $ns$  bits. Though the above factorization is not valid if  $n^{1/m}=s$  is not an integer, this algorithm for computing the reciprocal is still good with  $s = \lceil n^{1/m} \rceil$ , since this only means that we compute even more than  $n$  terms in the series.

Let  $S_1(s, n)$  and  $T_1(s, n)$  denote the size and time of computing each  $\phi_i$ . If  $S_0(n)$  is the size of reciprocation, then  $S_0(n) = O(mS_1(s, n) + mM(ns))$ , where the first term on the RHS is the cost of computing  $m$   $\phi_i$ , and the second term is the cost of multiplying them together. If we denote the depth for computing reciprocal by  $T_0(n)$  then  $T_0(n) = O(mT_1(s, n) + \log m \log ns)$ , where the first term is the depth for computing  $m$   $\phi_i$  and the second term the depth for multiplying them together. Since  $\phi_i$  is the sum of  $\theta_i'$ ,  $j=0, 1, \dots, s-1$ , with  $\theta_i$  being of  $O(n)$  bits, if we denote the size of computing the  $s$ -th power of an  $n$ -bit

number by  $S_2(s, n)$ , we find that  $S_1(s, n) = sS_2(s, n) + ns^2$ , where the first term is the cost of computing the  $s$  powers of  $\theta_i$  and the second term is the cost of adding them up. Similarly  $T_1(s, n) = T_2(s, n) + \log ns$ , where the first term is the depth of computing the  $s$  powers of  $\theta_i$  in parallel, and the second term the depth of adding them up. From the above it follows that

$$S_0(n) = smS_2(s, n) + nms^2 + mM(ns) \quad 1$$

and

$$T_0(n) = mT_2(s, n) + m \log ns \quad 2$$

We now develop an efficient algorithm for computing the  $s$ -th power of an  $n$ -bit number and determine its size  $S_2(s, n)$  and time  $T_2(s, n)$ . We actually describe an algorithm that computes the  $s$ -th power of an  $r$ -bit number modulo  $2^r + 1$ . This will be used to compute the  $s$ -th power of an  $n$ -bit number exactly, by treating the input as an  $ns$ -bit number and computing its  $s$ -th power mod  $2^{ns} + 1$ . Our algorithm is based on the modular product algorithm in [Re86] and uses the *DFT*. We first introduce some notation. The ring  $Z_{2^k+1}$  has  $k$  as a unit,  $\omega=4$  as a primitive  $k$ -th root of unity and  $\psi=2$  satisfies  $\psi^k=-1$  and  $\psi^2=\omega$ . Hence *DFT* and inverse *DFT* of  $k$ -sequences can be defined in this ring and by the notation  $DFT_k(x_0, x_1, \dots, x_{k-1}) \bmod 2^k+1$  we mean the *DFT* (as previously defined) in the ring  $Z_{2^k+1}$  with  $\omega=4$ . Denote by  $(x_0, \dots, x_{k-1}) \bmod 2^k+1$  the vector  $(x_0, \dots, x_{k-1})$  with each of its components reduced modulo  $2^k+1$ . We now state the algorithm and follow it up with a discussion.

#### The modular power algorithm

Input  $x = \zeta_{r-1} \zeta_{r-2} \dots \zeta_0$  is of  $r$  bits, the least significant bit being  $\zeta_0$  and the most significant bit being  $\zeta_{r-1}$ .

$r$  is a power of 2. Output is  $x^s \bmod 2^r + 1$ , where  $s = r^e$ ,  $0 < e \leq 1/2$ .

#### Function Modpower ( $x, r, s$ )

begin

if  $r \leq 4$

Modpower  $\leftarrow x^s \bmod 2^r + 1$ ; (\* compute directly by constant depth, constant size circuit since  $r \leq 4$  and  $s \leq 2$ ; this is the base step of recursion \*)

else

begin

case  $r \geq s^2$  do

begin

$l \leftarrow (1/2)(\sqrt{r/s})$ ;

```

    k ← 2√rs;
    divide x into k equal blocks of l bits each and form the vector (x0, x1, ..., xk-1)
    where xi = ζr-i-1 ... ζr-(i+1)l; (* this is the vector g(t) in the discussion below
    *)
    (x0, x1, x2, ..., xk-1) ← (x0, x12, x222, ..., xk-12k-1) mod 2k+1;
    (* this is g* *)
    (x0, ..., xk-1) ← DFTk(x0, ..., xk-1) mod Z2k+1; (* this is DFTk(g*) *)
    par do xi ← Modpower(xi, k, s); (* this is the componentwise powering of k
    smaller numbers in the transformed domain, done recursively in parallel *)
    (x0, ..., xk-1) ← DFTk-1(x0, ..., xk-1) mod Z2k+1; (* this is d* *)
    (x0, x1, x2, ..., xk-1) ← (x0, x12-1, x22-2, ..., xk-12-(k-1)) mod 2k+1;
    (* this is d(t) *)
    Modpower ← (x0 + x1(2l) + x2(2l)2 + ... + xk-1(2l)k-1) (* this is d(2l), which is what
    we want *)
    end
    case r < s2 do
    begin
        x ← xs mod 2r+1 (* compute by the modular product algorithm in [Re86] *)
    end
    end
end.

```

#### Remarks on the algorithm

The main idea in the algorithm is to split  $x$  into  $k$  blocks,  $k=2\sqrt{rs}$ , and construct the vector  $g(t)=a_0+a_1t+a_2t^2+\dots+a_{k-1}t^{k-1}$ . If  $l=r/k$ , then  $g(2^l)=x$ . If we let  $d(t)=(g(t))^s \bmod t^{k+1}$ , then  $d(2^l)=(g(2^l))^s \bmod (2^l)^{k+1}=x^s \bmod 2^{r+1}$ . Finding  $d(t)$  would solve the problem, since its value at  $2^l$  is the desired  $x^s \bmod 2^{r+1}$ . The polynomials above are over the ring of integers  $Z$  but we do calculations over the finite ring  $Z_{2^{k+1}}$ . Apply the convolution theorem to get  $d^*=DFT_k^{-1}(DFT_k(g^*)) \bmod 2^{k+1}$ , where the powering is componentwise in the transformed domain. Notice that there are  $k$  powerings in the transformed domain, each of  $k$ -bit numbers mod  $2^{k+1}$ , where  $k$  is smaller than  $r$ , and we do these powerings recursively. We need to be sure that the  $d$  computed as above (in  $Z_p$ ) gives the correct  $d$  (in  $Z$ ). This will be so if the coefficients of  $d$  are small enough i.e.,  $\leq 2^{k-1}$ . This can be arranged by requiring  $s=r^e$ ,  $0 < e \leq 1/2$ , and by choosing  $k=2\sqrt{rs}$  as we have done. (It is shown in [Re86] that it is sufficient to choose  $s$  and  $k$  so that  $2s(r/k+1+\log k) \leq k-1$  is satisfied. The above choices of  $s$  and  $k$  satisfy this inequality for sufficiently large  $r$ .) Essentially what we are doing is making each coefficient of  $g$  small enough by splitting  $x$  into sufficiently many pieces. Since the ring  $Z_{2^{k+1}}$  grows with  $k$  (the number of coefficients in  $g$ ), if we have a sufficiently large number of coefficients and we make the power  $s$  small enough, we can expect  $g^s$  to have small enough coefficients, so that it can be represented without error in  $Z_{2^{k+1}}$ .

Choice (1) of the *case* statement of the algorithm is entered recursively  $\log(1/\epsilon)$  times on first calling the program. We start with  $k=r$  and in each subsequent application  $k \leftarrow 2\sqrt{ks}$ , and we keep going until  $k < s^2$ . We set up the recurrence  $k_0=r$ ,  $k_i=2\sqrt{k_{i-1}s}$  and solve to get  $k_i=(4s)^{1-(1/2)^i} r^{(1/2)^i}$ . In about  $\log(1/\epsilon)$  steps  $k_i < s^2$ .

At this point we need the  $s$ -th power of an  $s^2$ -bit number. Now choice (2) of the *case* statement is executed. Since  $s=r^\epsilon$  is small compared with  $r$ , we do not attempt to be efficient with this residual computation, but simply apply the algorithm in [Re86]. The size complexity of the algorithm is dominated by choice (1) of *case*, as our analysis will show.

## 5. Gate Count

As already mentioned the exact value of  $x^s$  may be found by treating  $x$  as an  $ns$ -bit number and computing  $x^s \bmod 2^n+1$ . This is accomplished by calling *Modpower*( $x, ns, s$ ). We now compute the size and depth for this problem. We solved a recurrence for  $k_i$  above with initial condition  $k_0=r$ . With initial condition  $k_0=ns$  (which is the case in the exact powering problem),  $k_i=4^{1-(1/2)^i} n^{(1/2)^i} s$ . Recall that we denoted by  $S_2(s, n)$  the size needed for computing the  $s$ -th power of an  $n$ -bit number. If  $S(s, n)$  denotes the size of computing the  $s$ -th power of an  $n$ -bit number mod  $2^n+1$  then  $S_2(s, n)=S(s, ns)$  as seen above.

From choice (1) of *case* in the algorithm we obtain

$$S(s, ns) = S(s, k_0) = ck_1^2 \log k_1 + k_1 S(s, k_1)$$

The first term on RHS is the cost of taking *DFT* of a  $k$ -vector in  $Z_{2^t+1}$  by the Cooley-Tukey algorithm [CoTu65]. The second term is for the recursive computation of  $k_1$  smaller powerings. (Computing  $g^*$  from  $g$  and  $d$  from  $d^*$  in the algorithm needs  $O(k_1)$  per entry and hence  $O(k_1^2)$  overall, which follows from lemma 7.6 pp 266 [AhHoU174]. Computing  $g(2^l)$  is like adding two  $n$ -bit numbers, and needs only size  $O(k_1^2)$ . These steps in the algorithm are all dominated by the cost of computing the *DFT*.) Now replace  $S(s, k_1)$  by an expression in terms of  $k_2$  and keep doing this for  $l$  steps to get

$$S(s, k_0) = c \sum_{i=1}^l \left( \prod_{j=1}^i k_j \right) k_i \log k_i + \left( \prod_{i=1}^l k_i \right) S(s, k_l)$$

Using the formula for  $k_i$  we get

$$\prod_{i=1}^l k_i = 4^{l-1+(1/2)^l} n^{1-(1/2)^l} s^l$$

Also we have

$$\left(\prod_{i=1}^l k_i\right) k_l = 4^l n s^{l+1}$$

and  $\log k_i \leq c' \log n$  since  $s = n^\epsilon$  with  $\epsilon \leq 1/2$ . This gives

$$S(s, k_0) = c'' \log n \left( \sum_{i=1}^l \left( \prod_{j=1}^i k_j \right) k_i \right) + \left( \prod_{i=1}^l k_i \right) S(s, k_l)$$

Using our previous formula for  $\prod_{j=1}^i k_j$  we get

$$S(s, k_0) = c'' n 4^l s^{l+1} \log n + 4^{l-1} (1/2)^l n^{1-(1/2)^l} s^l S(s, k_l)$$

With  $l = \log(1/\epsilon)$  and  $s = n^\epsilon$  this becomes

$$S(n^\epsilon, n^{1+\epsilon}) = (c''/\epsilon^2) n^{1+\epsilon+\log(1/\epsilon)} \log n + (1/\epsilon^2) n^{1-\epsilon+\log(1/\epsilon)} S(n^\epsilon, n^{2\epsilon})$$

$S(n^\epsilon, n^{2\epsilon})$  is the size complexity of choice (2) of *case*, which is  $O(n^{4\epsilon})$ . This gives us

$$S_2(n^\epsilon, n) = S(n^\epsilon, n^{1+\epsilon}) = c'' (1/\epsilon^2) n^{1+3\epsilon+\log(1/\epsilon)}$$

Using this in equation (1) we find that the size for computing reciprocal is

$$S_0(n^\epsilon, n) = c'' (1/\epsilon^3) n^{1+4\epsilon+\log(1/\epsilon)}$$

(We have omitted the second term on the RHS of eqn (1) since it is dominated by the first.) From this it follows that for any  $\delta > 0$ , there are circuits for computing the reciprocal that have size  $O((1/\delta^4) n^{1+\delta})$ . Suppose  $\delta > 0$  is given. We solve for  $\epsilon$  using the equation  $\delta = 4\epsilon + \log(1/\epsilon)$ , and construct circuits as above with this  $\epsilon$ . Clearly  $\epsilon < \delta$  and since for small  $\epsilon$ ,  $\delta < \epsilon^{3/4}$ , the above result is true.

Recall that we denoted by  $T_2(n^\epsilon, n)$  the depth for computing the  $n^\epsilon$ -th power of an  $n$ -bit number. Note that choice (1) of *case* is entered  $\log(1/\epsilon)$  times, and each application is dominated in depth by the DFT computation. The total contribution from all this to the depth is  $O(\log(1/\epsilon) \log n)$ . As for choice (2), the [Re86] algorithm needs  $O(\log r \log \log r)$  depth to compute the  $r$ -th power of an  $r$  bit number mod  $2^r + 1$ . Using this with  $r = n^\epsilon$  we see that choice (2) of *case* contributes  $O(\epsilon \log n \log \log n)$  to the depth. Hence we have

$$T_2(n^\epsilon, n) = \log(1/\epsilon) \log n + \epsilon \log n \log \log n$$

Using this in equation (2) we get the depth complexity of division

$$T_0(n) = (1/\epsilon) (\log(1/\epsilon)) \log n + \log n \log \log n = O(\log n \log \log n)$$

We observe that the additional factor  $\log \log n$  for the depth in the above algorithm arises from the final application of the [Re86] algorithm directly in choice (2) of case. We can avoid this at the cost of losing logspace uniformity by using one application of the [BeCoHo86] algorithm to complete the computation once we get to the point where we need to compute the  $n^\epsilon$ -th power of an  $n^{2\epsilon}$ -bit number. Until this point we have used depth of  $\log(1/\epsilon)\log n$  and with the additional depth of  $\epsilon \log n$  of the [BeCoHo86] algorithm, the  $n^\epsilon$ -th power of an  $n$ -bit number can be computed in depth  $O(\log(1/\epsilon)\log n)$ . Substituting this in place of  $T_2(n^\epsilon, n)$  in equation (2) we find that the depth of the division algorithm incorporating the [BeCoHo86] circuit is  $O((1/\epsilon)\log(1/\epsilon)\log n) = O((1/\delta^2)\log n)$ . The size of this application of the [BeCoHo86] circuit is  $O(n^{4\epsilon})$ , so the size result previously obtained for the algorithm based purely on [Re86] is not affected.

For PRAM implementation, we note that *Modpower* is parametrized only by  $r$  and is logspace uniform, so our division circuit translates to a  $O(\log n \log \log n)$  time algorithm on the CREW PRAM ( with bit operations ) using  $O((1/\delta^4)n^{1+\delta})$  processors, for any  $\delta > 0$ .

Using standard techniques, (see [ChStVi84]), our logspace uniform  $O(\log n \log \log n)$  depth division circuit can be compressed in depth to  $O((1/k)\log n)$  for any  $k > 0$ , with an increase in size of a factor of  $2^{\log^k n}$ . We let  $k=1/2$  and translate the resulting unbounded fan-in circuits to a CRCW PRAM algorithm in the bit model running in time  $O(\log n)$  and using  $O((1/\delta^4)n^{1+\delta})$  processors, for any  $\delta > 0$ .

## REFERENCES

- [AhHoUl74] A. V. Aho, J. E. Hopcroft, J. D. Ullman, *Design and Analysis of Computer Algorithms*, Addison-Wesley, 1974.
- [BeCoHo86] P.W. Beame, S. A. Cook, H. J. Hoover, "Log depth circuits for division and related problems," *SIAM J. Comput.*, vol. 15, no. 4, 1986, pp. 994-1003.
- [ChStVi84] A. K. Chandra, L. Stockmeyer, U. Vishkin, "Constant depth reducibility," *SIAM J. Comput.*, vol. 13, no. 2, 1984, pp. 423-439.
- [Co66] S. A. Cook, Ph. D. thesis, Harvard University, Cambridge, MA, 1966.
- [CoTu65] J. M. Cooley, J. W. Tukey, "An algorithm for the machine calculation of complex Fourier series," *Math. Comput.*, vol. 19, pp. 297-301.
- [Kr70] A. N. Krapchenko, "Asymptotic estimation of addition time of a parallel adder," English translation in *Syst. Theory Res.*, vol. 19, 1970, pp. 105-122.
- [LaFi80] R. E. Ladner, M. J. Fischer, "Parallel prefix computation," *JACM*, vol. 27, no. 4, 1980, pp. 831-838.
- [MePr86] K. Mehlhorn, F. Preparata, "Area-time optimal division for  $T = \Omega((\log n)^{1+\epsilon})$ ," tech. report, 1986, Coordinated Science Lab., Univ. of Illinois, Urbana, IL.

- [Of62] Y. Offman, "On the algorithmic complexity of discrete functions," English translation in *Soviet Phys. Dokl.*, vol. 7, no. 7, 1963, pp. 589-591.
- [Re86] J. H. Reif, "Logarithmic depth circuits for algebraic functions," *SIAM J. on Comput.*, vol. 15, no. 1, 1986, pp. 231-242.
- [Ru81] W. L. Ruzzo, "On uniform circuit complexity," *Jour. Comput. Syst. Sci.*, vol. 22, 1981, pp. 365-383.
- [Sa76] J. E. Savage, "*The Complexity of Computing*", John Wiley, 1976.
- [ScSt71] A. Schonage, V. Strassen, "Schnelle multiplikation grosser zahlen," *Computing*, vol. 7, 1971, pp. 281-292.
- [Wa64] C. S. Wallace, "A suggestion for a fast multiplier," *IEEE Trans. Comput.*, vol. EC-13, no. 1, pp. 14-17.

END

8-87

DTIC